U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. FORM PTO-1449 PATENT AND TRADEMARK OFFICE 500395.02 09/758,970 (REV.7-80) APPLICANT(S) SURE STATEMENT Ronnie M. Harrison ceveral deets if necessary) GROUP ART UNIT 2816 FILING DATE January 9, 2001 U.S. PATENT DOCUMENTS FILING DATE SUBCLASS CLASS NAME DATE DOCUMENT NUMBER *EXAMINER IF APPROPRIATE INITIAL 365 195 5,666,313 09/09/97 Ichiguchi 711 154 6,484,244 B1 Manning 11/19/02 ΑB AC ΑD ΑE ΑF AG ΑH ΑI ΑJ FOREIGN PATENT DOCUMENTS TRANSLATION CLASS SUBCLASS COUNTRY DATE DOCUMENT NUMBER NO YES ΑK AL AM AN AO OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

AР AQ AR DATE CONSIDERED **EXAMINER**

* EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

FORM PTO-1449										
FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV.7-80) PATENT AND TRADEMARK OFFICE										
INFO	RM.	ATION DISCLOSUI	RE STATEME	NT	APPLICANT(S) Ronnie M. Harriso	n				
OIPE	OPE (Use several sheets if necessary)			FILING DATE January 9, 2001		GRO 281	UP ART UNIT			
FEB 2 8 2005 \$ U.S. PATENT										
*EXAMINER DOCUMENT NUMBER			DATE	-	NAME		CLASS SUBCLASS		FILING	
	AA								H 78.	,,, <u>,,,,,,,</u>
	AB									
	AC									
	AD									
	AE				,					
	AF									-
	AG			<u></u> . <u> </u>		_ _				
	АН			-						
	Al					_				
	ΑJ	·]						<u></u>		
-		DOCUMENT NUMBER	FOREIG	N PATEN	COUNTRY CL		LASS SUBCLASS	SUBCLASS	TRANS	LATION
		DOCOMENT NOVEE	5.1.5		·				YES	NO
	AK								I	l
	AK AL									
	AL									
	AL AM									
	AL AM AN				Author, Title, Date, Pertinen					-37
the distribution of the second	AL AM AN	Park, D. et al., "I	ast Acquisition Conference	on Freque	Author, Title, Date, Pertinent ency Synthesizer with nunications, Comput	h the M	ıltip	le Phase Do	etectoring, Vo	s", ol. 2,
HW.	AL AM AN AO	Park, D. et al., "F IEEE Pacific Rin	ast Acquisition Conference	on Freque	ency Synthesizer wit	h the M	ıltip	le Phase Do	etector ing, Vo	s", sl. 2,
EXAMINE	AL AM AN AO	Park, D. et al., "F IEEE Pacific Rin	Cast Acquisition Conference 65-668.	on Freque on Comn	ency Synthesizer wit	h the Miters and	Sign	le Phase De al Processi	etectoring, Vo	s", ol. 2,

APPLICATION NO. U.S. DEPARTMENT OF COMMERCE ATTY, DOCKET NO. FORM PTO-1449 500395.02 09/758,970 PATENT AND TRADEMARK OFFICE (REV.7-80) **APPLICANTS** THE ORMATION DISCLOSURE STATEMENT Ronnie M. Harrison GROUP ART UNIT (Use several sheets if necessary) FILING DATE Not Yet Assigned January 9, 2001 U.S. PATENT DOCUMENTS CLASS SUBCLASS FILING DATE EXAMINER OF DOCUMENT NUMBER DATE NAME IF APPROPRIATE 365 230.08 12/21/99 Martin et al. 6,005,823 НА 365 194 01/04/00 Harrison et al. 6,011,732 ΗВ 365 233 01/18/00 Keeth 6,016,282 HC 635 233 Baker et al. 6,026,050 02/15/00 HD 400 713 6,029,250 02/22/00 Keeth HE 242 370 Mawhinney et al. 6,038,219 03/14/00 HF 104 710 Farmwald et al. 6,067,592 05/23/00 HG 365 6,101,152 08/08/00 Farmwald et al. нн 370 517 Keeth et al. 08/08/00 6,101,197 н 714 744 6,105,157 08/15/00 Miller HJ 327 41 6,160,423 12/12/00 Haq НK FOREIGN PATENT DOCUMENTS TRANSLATION SUBCLASS COUNTRY CLASS DATE DOCUMENT NUMBER YES X EP 02/19/86 0 171 720 A2 HL X JP (Abstract Only) 10/22/86 6-1237512 НМ X EP 0 295 515 A1 12/21/88 HN X 4/25/90 JP (+ Abstract) 2-112317 HO X **EP** 0 406 786 A1 1/9/91 HP X 10/9/91 EP 0 450 871 A2 HQ X 3/25/92 EP 0 476 585 A3 HR X 5/8/92 JP (+ Abstract) 4-135311 HS X 6/1/93 JP (+ Abstract) 5-136664 HT X 5-282868 10/29/93 JP (Abstract Only) ΗU X WO 94/29871 12/22/94 **PCT** DATE CONSIDERED **EXAMINER** anton Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s). * EXAMINER!

	FORM PTO-1449 (REV.7-80)		9	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE					pplication no. 9/758,970			
	O I PROPERTY OF THE PROPERTY O		SRM.	ATION DISCLOSU	RE STATEM	ENT	APPLICANTS Ronnie M. Harrison					
			(Use several sheets if ne	ecessary)		FILING DATE January 9, 2001			JP ART UNIT Yet Assiq	28/6 gned_		
	HX HX		\$7/~	0 655 741 A2	5/31/95	EP		_			X	
			нх	0 655 834 A1	5/31/95	EP					X	
	нү		нү	WO 95/22200	8/17/95	PCT		-)	X	
1	HZ WO 95/22		WO 95/22206	8/17/95	PCT		•			X		
	IA 0 680 049 A2		11/2/95	EP		-			X			
	ів 0-7319577		12/8/95	JP (Abstra	(Abstract Only)				X			
	ıc 0 703 663 A		0 703 663 A1	3/27/96	EP					X		
	ID 0 704 848 A3		0 704 848 A3	4/3/96	EP		_			X		
	IE IF		ιE	0 704 975 A1	4/3/96	EP				X		
			IF	WO 96/10866	4/11/96	PCT					X	
			IG	0 767 538 A1	4/9/97	EP					X	
		/	IH	WO 97/14289	4/24/97	PCT					X	
	V II WO 97/4255		WO 97/42557	11/13/97	РСТ		,			X		
							Author, Title, Date, Pertinent Pag			- TM		
	H	N	עו	Alvarez, J. et IEEE IEICE	t al. "A Wide Trans. Elect	e-Bandwidt ron., Vol. I	th Low Voltage PLL fo E-78. No. 6, June 1995,	r Pow pp. 6	verPC 31-6	39	oproces	ssors"
		Anonymous, "400MHz SLDRAM, 4M X 16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published throughout the United Star pp.1-22						States,				
Anonymous, "Draft Standard for a High-Speed Memory Interface of the Microprocessor and Microcomputer Standards Subcommittee of the Society, Copyright 1996 by the Institute of Electrical and Electronic York, NY, pp. 1-56					the l	EEE Com Engineers	puter s, Inc.,					
		Anonymous, "Programmable Pulse Generator", IBM Technical Disclosure Bulletin, Vol. 17, No. 12, May 1975, pp. 3553-3554						/ol.				
			IN	Anonymous, "Pulse Combining Network", IBM Technical Disclosure Bulletin, Vol. 32, No. 12, May 1990, pp. 149-151								
	V	Anonymous, "Variable Delay Digital Circuit", IBM Technical Disclosure Bulletin, Vol. 35, No. 4A, September 1992, pp. 365-366						ol. 35,				
	EXAMINER Janguegen					DATE CONSIDERED 04/28/05						
	* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).											

,				Sheet <u>10</u> of <u>12</u>				
FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV.7-80) PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 500395.02	APPLICATION NO. 09/758,970				
OIM	NSON	ATION DISCLOSURE STATEMENT	APPLICANTS Ronnie M. Hartison					
(Use several sheets if necessary) APR 3.9 2001			FILING DATE January 9, 2001	GROUP ART UNIT 28/6 Not Yet Assigned				
4	, S.	OTHER PRIOR ART (Including	Author, Title, Date, Pertinent Pages, Etc.	.)				
HADEWAR IP		Arai, Y. et al., "A CMOS Four Channel x 1K Time Memory LSI with 1-ns/b Resolution",						
		IEEE Journal of Solid-State Circuits, Vol. 27, No. 3, M, 8107 March, 1992, No. 3, New York, US, pp. 359-364 and pp. 528-531						
	Q	Arai, Y. et al., "A Time Digitizer CN 000597207, IEEE Journal of Solid-S 220	State Circuits, Vol. 31, No.2	February 1996, pp. 212-				
	IR	Aviram, A. et al., "OBTAINING HI SPECIAL PAPER WITH A RESIST Disclosure Bulletin, Vol. 27, No. 5,	FIVE RIBBON PRINT HEA October 1984, pp. 3059-306	AD", IBM Technical				
	ıs	Bazes, M., "Two Novel Fully Comp IEEE Journal of Solid-State Circuits	lementary Self-Biased CM(, Vol. 26, No. 2, February 1	OS Differential Amplifiers", 991, pp. 165-168				
	ΙΤ	Chapman, J. et al., "A Low-Cost Hig International Test Conference, Paper	r 21.2, 1995, pp. 459-468					
	IU	Correction", ISSCC 1997, Paper No	vith Pulse Width Detection Mechanism for Error o. SA 20.3, pp. 334-335					
			th Resolution CMOS Timing Generator Based on an EE Journal of Solid-State Circuits, Vol. 31, No. 7, July					
	ıw	Combes, M. et al., "A Portable Cloc Cells", IEEE Journal of Solid-State						
.,	ıx ·	Donnelly, K. et al., "A 660 MB/s Int CMOS ASIC", IEEE Journal of Soli pp. 1995-2001	terface Megacell Portable Circuit in 0.3 μm-0.7 μm lid-State Circuits, Vol. 31, No. 12, December 1996,					
	Goto, J. et al., "A PLL-Based Progr		ammable Clock Generator with 50- to 350-MHz Processors", IEICE Trans. Electron., Vol. E77-C, No.					
	12	Gustavsion, David B., et al., "IEEE Computer Society, IEEE Std. 1596-	1992, August 2, 1993.					
	Hamamoto, T., "400-MHz Random Column Operating SDRAM Techniques with Self-S Compensation", IEEE Journal of Solid-State Circuits, Vol. 33, No. 5, May 1998, pp. 778							
	JB	Ishibashi, A. et al., "High-Speed Clo CMOS SOG", IEEE Custom Integra	ated Circuits Conference, 19	92, pp. 27.6.1-27.6.4				
V	JC	Kim, B. et al., "A 30MHz High-Spe February 1990	ed Analog/Digital PLL in 2	μm CMOS", ISSCC,				
EXAMIN	ÉR /	actonpupagen	DATE CONSIDERED	1/28/05				
* EXAMIN	IER:	Initial if reference considered, whether or not criteria is in co- conformance and not considered. Include copy of this form	nformance with MPEP 609. Draw line th with next communication to applicant(s).	rough citation if not in				

									
FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 500395.02	APPLICATION NO. 09/758,970					
OM	RMAT	TION DISCLOSURE STATEMENT	APPLICANTS Ronnie M. Harrison						
	•		7011						
(Use several sheets if necessary) APR 3.9 7001			FILING DATE January 9, 2001	GROUP ART UNIT 28/6 Not Yet Assigned.					
1	F	OTHER PRIOR ART (Including	Author, Title, Date, Pertinent Pages, Etc.)					
MADEN		Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE							
HIN	סנ	International Test Conference, Paper							
	Ko, U. et al., "A 30-ps JITTER, 3.6-μs LOCKING, 3.3-VOLT DIGITAL PLL FOR COMPANY GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.2								
	JF	Lee, T. et al., "A 2.5V Delay-Locked International Solid-State Circuits Co 18.6, 1994, pp. 300-301	d Loop for an 18Mb 500MB onference Digest of Technica	l/s DRAM", IEEE al Papers, Paper No. FA					
		Lesmeister, G., "A DENSELY INTE	EGRATED HIGH PERFOR	MANCE CMOS TESTER".					
	1G	International Test Conference, Paper	r 16.2, 1991, pp. 426-429	,					
	JH	Ljuslin, C. et al., "An Integrated 16- Nuclear Science Symposium & Med 625-629	lical Imaging Conference Re	ecord, Vol. 1, 1993, pp.					
	JI	Techniques", IEEE Journal of Solid- 1723-1732	dependent DLL and PLL Based on Self-Biased -State Circuits, Vol. 31, No. 11, November 1996, pp.						
	ננ	Nakamura, M. et al., "A 156 Mbps (Transmission", Symposium on VLS	SI Circuits Digest of Technical Papers, 1996, pp. 122-123						
	JK	Nielson, E., "Inverting latches make							
	JL	Range and ±50 ps Jitter", IEEE Jour 1995, pp. 1259-1266	MOS Phase-Locked Loop with 15 to 240 MHz Locking rnal of Solid-State Circuits, Vol. 30, No. 11, November						
	JM	Saeki, T. et al., "A 2.5-ns Clock Acc Mirror Delay", IEEE Journal of Soli 1656-1665	cess, 250-MHz, 256-Mb SDRAM with Synchronous lid-State Circuits, Vol. 31, No. 11, November 1996, pp.						
	אנ	Santos, D. et al., "A CMOS Delay L Converter Chip"; IEEE Nuclear Scien Record, Vol. 1, October 1995, pp. 23	Locked Loop And Sub-Nanosecond Time-to-Digital ence Symposium and Medical Imaging Conference 89-291						
	Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium VLSI Circuits Digest of Technical Papers, pp. 49-50.								
	Sidiropoulos, S. et al., "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers", IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997, pp. 681-690.								
V	JQ	Sidiropoulos, S. et al., "A CMOS 50 IEEE Symposium on VLSI Circuits	Digest of Technical Papers,	int to point link interface", 1994, pp. 43-44					
EXAMINE	ER #	alorpayen	DATE CONSIDERED	129/05					
* EXAMIN	ER: Init	tial if reference considered, whether or not criteria is in conformance and not considered. Include copy of this form	nformance with MPEP 609. Draw line thr with next communication to applicant(s).	rough citation if not in					

FORM PTO-1449 (REV.7-80)			U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 500395.02	09/758,970				
ON DIMATION DISCLOSURE STATEMENT					APPLICANTS Ronnie M. Harrison				
(See several sheets if necessary)					FILING DATE	GROUP ART UNIT 28/6			
APR 3 9 2001			3		January 9, 2001	Not-Yet-Assigned			
PATE S			_	OTHER PRIOR ART (Including					
TRADEMAN OF				Sidiropoulos, S. et al., "A Semi-Digital DLL with Unlimited Phase Shift Capability and					
1/2	, ,, ,	JR		0.08-400MHz Operating Range," IE	EE International Solid State	Circuits Conference,			
W-	~			February 8, 1997, pp.332-333					
				Soyuer, M. et al., " A Fully Monoliti	hic 1.25GHz CMOS Frequen	ncy Synthesizer", IEEE			
1		JS		Symposium on VLSI Circuits Diges	t of Technical Papers, 1994,	pp. 127-128			
		-		m 1'36 (1 66 40 - 64 161)	DD AM with 64 h Denellel D	oto Dug Architecture"			
1				Taguchi, M. et al., "A 40-ns 64-Mb					
)		TL		IEEE Journal of Solid-State Circuits	, voi. 20, No. 11, Novembe	1 1991, pp. 1495-1497			
				Tanoi, S. et al., "A 250-622 MHz De	eskew and Jitter-Suppressed	Clock Buffer Using a			
		טנ		Frequency- and Delay-Locked Two-	Loop Architecture", 1995 S	ymposium on VLSI Circuits			
		"		Digest of Technical Papers, Vol. 11,		•			
				Tanoi, S. et. al., "A 250-622 MHz D	eskew and Jitter-Suppressed	Clock Buffer Using Two-			
	1	JV		Loop Architecture", IEEE IEICE Tra	ans. Electron., Vol.E-79-C.	No. 7, July 1996, pp.898-			
	İ	,,		904	•				
				von Kaenel, V. et al., "A 320 MHz,	1.5 mW @ 1.35 V CMOS P	LL for Microprocessor			
		JW		Clock Generation", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996,					
		J #7		pp. 1715-1722	,				
				Watson, R. et al., "Clock Buffer Chi	p with Absolute Delay Regu	llation Over Process and			
Environmental Variations", IEEE Custom Integrated Circuits Conference, 1992					onference, 1992, pp. 25.2.1-				
	25.2.5								
	Yoshimura, T. et al. "A 622-Mb/s Bit/Frame Synchronizer for High-Speed Backplane Dat								
Communication", IEEE Journal of Solid-State Circuits, Vol. 31, No. 7, July 1996,						No. 7, July 1996,			
	1 , 1	•		pp. 1063-1066					
,	/								
V	$V \mid$	JZ			·				
EXA	MINE	R			DATE CONSIDERED				
		•	H	astoupy supper	114/28/	05			
		(1)	// // //	4 1/2				
* EX	AMINI	ER:		Il if reference considered, whether or not criteria is in co		rough citation if not in			

o:\ip\documents\clients\micron technology\300\500395.02\500395.02\ides 1449.doc